

Listing of Claims:

Claim 1 (Previously Presented): An apparatus for sampling timing compensation at a receiver of a communication system, wherein each of a first and a second symbol signals comprises two pilot signals transmitted via a first and a second pilot subchannels respectively, and the first and the second pilot subchannels comprise a first and a second pilot indexes respectively, the apparatus comprising:

a pilot subchannel estimator for generating first frequency responses of two of the pilot signals transmitted over the first pilot subchannel and generating second frequency responses of the other two of the pilot signals transmitted over the second pilot subchannel;

a timing offset estimator, coupled to the pilot subchannel estimator, for calculating a timing offset according to a first difference between the first frequency responses of the first and second symbol signals, a second difference between the second frequency responses of the first and second symbol signals and a subtraction between the first and second differences; and

a phase rotator, coupled to the timing offset estimator, for performing sampling timing compensation according to a phase rotation corresponding to the timing offset.

Claim 2 (Original): The apparatus of claim 1, wherein the communication system is a multi-carrier system.

Claim 3 (Previously Presented): The apparatus of claim 1, wherein the timing offset estimator further comprises a phase difference calculating device for calculating the first difference and the second difference, and a divider for calculating the timing offset according to the subtraction between the first and second differences and the first and the second pilot indexes.

Claim 4 (Cancelled)

Claim 5 (Withdrawn): The apparatus of claim 1, further comprises:

a timing controller for generating a control signal according to the timing offset; and
a cyclic prefix remover for removing a cyclic prefix of the symbol according to the control signal.

Claim 6 (Previously Presented): The apparatus of claim 1, further comprising:

a timing controller for generating a control signal according to the timing offset;
a clock generator for generating a sampling clock according to the control signal, wherein the phase of the sampling clock is adjusted according to the control signal; and
an analog-to-digital converter (ADC) for converting the symbol signals according to the sampling clock.

Claim 7 (Previously Presented): The apparatus of claim 6, wherein a period of the sampling clock (T_f) is shorter than a sampling interval (T_s) of the ADC.

Claim 8 (Previously Presented): The apparatus of claim 7, wherein the period of the sampling clock (T_f) is a fraction of the sampling interval (T_s) of the ADC.

Claim 9 (Original): The apparatus of claim 6, wherein the clock generator further comprises a phase-locked loop (PLL) circuit.

Claim 10 (Previously Presented): A method for sampling timing compensation at a receiver of a communication system, wherein each of a first and a second symbol signals comprises two pilot signals transmitted via a first and a second pilot subchannels respectively, and the first

and the second pilot subchannels comprise a first and a second pilot indexes respectively, the method comprising:

generating first frequency responses of two of the pilot signals transmitted over the first pilot subchannel;

generating second frequency responses of the other two of the pilot signals transmitted over the second pilot subchannel;

generating a first difference between the first frequency responses of the first and second symbol signals;

generating a second difference between the second frequency responses of the first and second symbol signals;

calculating a timing offset according to a subtraction between the first and the second differences; and

performing sampling timing compensation according to a phase rotation corresponding to the timing offset.

Claim 11 (Cancelled)

Claim 12 (Previously Presented): The method of claim 10, wherein the timing offset is calculated according to the subtraction between the first and second differences and the first and the second pilot indexes.

Claims 13-14 (Cancelled)

Claim 15 (Withdrawn): The method of claim 10, further comprising:

generating a control signal according to the timing offset; and

removing a cyclic prefix of the symbol according to the control signal.

Claim 16 (Previously Presented): The method of claim 10, further comprising:

- generating a control signal according to the timing offset; and
- generating a sampling clock according to the control signal, wherein a phase of the sampling clock is adjusted according to the control signal.

Claim 17 (Cancelled)

Claim 18 (Previously Presented): An apparatus for sampling timing compensation at a receiver of a communication system, wherein each of a first and a second symbol signals comprises transmitted via a first and a second pilot subchannels respectively, and the first and the second pilot subchannels comprise a first and a second pilot indexes respectively, the apparatus comprising:

- a pre-FFT processing device for processing the first and the second symbol signals in a time domain;
- a FFT for transforming the first and the second symbol signals from the time domain to a frequency domain;
- a pilot subchannel estimator for generating first frequency responses of two of the pilot signals transmitted over the first pilot subchannel and generating second frequency responses of the other two of the pilot signals transmitted over the second pilot subchannel;
- a timing offset estimator, coupled to the pilot subchannel estimator, for calculating a timing offset according to a first difference between the first frequency responses of the first and second symbol signals, a second difference between the second frequency responses of the first and second symbol signals and a subtraction between the first and second differences;
- a phase rotator, coupled to the timing offset estimator, for performing sampling timing compensation according to a phase rotation corresponding to the timing offset; and
- a adjusting device for adjusting the operation of the pre-FFT processing device.

Claim 19 (Original): The method of claim 18, wherein the pre-FFT processing device includes an ADC.

Claim 20 (Original): The method of claim 19, wherein the adjusting device includes:

- a timing controller for generating a control signal according to the timing offset; and
- a clock generator for generating a sampling clock according to the control signal for controlling the operation of the ADC, wherein the phase of the sampling clock is adjusted according to the control signal.

Claim 21 (Withdrawn): The method of claim 18, wherein the pre-FFT processing device includes a cyclic prefix remover.

Claim 22 (Withdrawn): The method of claim 21, wherein the adjusting device includes a timing controller for generating a control signal for controlling the operation of the cyclic prefix remover according to the timing offset.

Claim 23 (Previously Presented): An method for sampling timing compensation at a receiver of a communication system, wherein each of a first and a second symbol signals comprises two pilot signals transmitted via a first and a second pilot subchannels respectively, and the first and the second pilot subchannels comprise a first and a second pilot indexes respectively, the method comprising:

- processing the first and the second symbol signals in a time domain;
- transforming the first and the second symbol signals from the time domain to a frequency domain;
- generating first frequency responses of two of the pilot signals transmitted over the first pilot subchannel;

generating second frequency responses of the other two of the pilot signals transmitted over the second pilot subchannel;

generating a first difference between the first frequency responses of the first and second symbol signals;

generating a second difference between the second frequency responses of the first and second symbol signals;

calculating a timing offset according to a subtraction between the first and second differences;

performing sampling timing compensation according to a phase rotation corresponding to the timing offset; and

adjusting the operation of the step of processing symbol signals in the time domain.